I. INTRODUCTION
Graphene has attracted a great deal of interest from diverse range of disciplines due to its unique band structure and electron transport properties. A wide range of graphene based technologies, including electrochemical sensors, 1 infrared detectors, 2 and field effect transistors (FETs), have been presented. Particular interest has been directed towards the development of a graphene based technology for high frequency electronic devices. Though frequently observed, [3] [4] [5] [6] [7] a theoretical treatment of field effect hysteresis in graphene FETs has not yet been presented in the context of experimental data.
The field effect hysteresis is not unique to graphene. Gate hysteresis has been observed in a variety of semiconductor materials, such as AlGaAs/GaAs heterostructures, 8, 9 AlGaN/GaN MOS heterostructures, 10 and (4,6)H-SiC MOS structures. 11, 12 The hysteresis in MOS structures is usually attributed to charge trapping at the semiconductor/dielectric interface, ion drift within the insulator, or space charge effects related to dielectric polarization. Charge trapping generates a hysteresis of anti-clockwise orientation, 9, 13 whereas polarization and space charge effects generate a hysteresis with clockwise orientation.
14 Technology development often aims at the elimination of hysteretic phenomena for the purpose of reducing bias dependent instabilities. In addition to providing insight into the origin of the hysteresis effect, an accurate model based on first principles provides a deeper understanding into the device physics and electron transport properties of MOS structures.
Hysteresis is observed in graphene field effect transistors (GFETs) of many types, including exfoliated flakes, 4, 15 transferred large area layers on SiO 2 and SiO 2 /Si 3 N 4 , 16 and as-grown layers SiC grown by chemical vapour deposition (CVD) 17 and sublimation. In this work, a drain hysteresis of similar character is clearly seen in H-intercalated CVD bilayer GFETs when measuring the drain current (i d ) as a function of gate voltage (v g ). In the absence of hysteresis, the drain current density (J) may be calculated from the electron (n) and hole (p) densities by the following equation:
The electron and hole densities are themselves a function of the Fermi energy ( f ). During FET operation, f is modulated by v g . In Eq.
(1), e is the fundamental charge, l n,p are the electron and hole mobilities, and E is the electric field applied between source and drain. The objective of this work is to extend Eq. (1) to include a hysteretic effect and to apply quantitative hysteresis models to GFET data. In Sec. II, the metal/oxide/semi-metal (MOS m ) system is modeled as a capacitive divider, and a relation expressing the dependence of f on v g is presented.
The current saturation observed in graphene is modeled by considering Fermi level pinning interface effects. In Sec. III, the hysteresis is introduced by considering a hysteretic Fermi energy P½ f . The operator P is a modified Preisach kernel which generates a hysteresis on f . Given P½ f , it is straightforward to calculate the hysteretic current density via substitution of P½ f for f in Eq. (1). Details regarding device fabrication and material/device characterization are presented in Sec. IV. Additional details regarding the computational implementation of the Preisach kernel and hysteresis optimization are also presented. In Secs. V and VI, this model is applied to DC and low-frequency (LF) hysteresis measurements on the GFETs, and the resulting non-linear GFET models obtained from hysteresis optimization are shown. In Sec. VII, the physical origin of the hysteresis is discussed in the context of the experimental results.
II. CAPACITANCE MODELING
To generate P½ f , it is necessary to find the relationship between the Fermi energy and gate voltage. A common approach is to model the MOS m structure as a capacitive divider (Figure 1) . 18 Here, C ox , C q , and C it represent the oxide, density of states (i.e., quantum), and interface charge capacitances per unit area, respectively.
The following relation follows from voltage division: 
In Eq. (3), the carrier density n( f ) is expressed as the product of the density of states in graphene q() and the Fermi Dirac distribution f( : f ,b), where b ¼ ðk b TÞ À1 . The integral is evaluated via the zero temperature approximation such that @ f ð : f ; bÞ % dð À f Þ.
In AB-stacked bilayer graphene, the density of states is calculated from a tight binding Hamiltonian with one interlayer coupling term (c ? ). The case of monolayer graphene is obtained by considering c ? ¼ 0. Taking the total density of states to be the sum of the low and high energy approximations gives the following: [21] [22] [23] 
Here, h is the reduced Planck constant, g s,v are the spin and valley degeneracies, v f ¼ 10 8 cm=s is the Fermi velocity in graphene, and c ? % 0.4 eV is the interlayer coupling constant. 21 In graphene, the ideal C q exhibits a linear dependence on f . It is useful to introduce a constant for the prefactor in Eq. (4)
The capacitance due to interface charge may be obtained similarly by
Substituting for C q and C it in Eq. (2) leads to the resulting differential equation
Substituting for q() and integrating over 2 ½0; f and v 2 ½v D ; v g yields the following relation between the Fermi energy and the applied gate voltage:
Here, In order to obtain a closed form solution to Eq. (7), it is useful to select a D it ( f ) to be a constant D 0 it . In this case, it is possible to obtain an analytic expression for Fermi energy as a function of gate voltage v g :
Solving for f yields the following quadratic relation:
where the constants are given by the following: 
Here, F ð f : 
When v g becomes large, the narrow Lorentzian distributions cause a rapid increase in D it . This forces f to plateau near n 0 and p 0 (Figure 2) . The saturating behavior of f manifests as a saturation in the electron and hole densities generating current saturation in the device. The choice of the Lorentz-d model implies that the source of D it is a resonant process. In particular, the two narrow peaks are associated with discrete energy levels at which fixed charge is generated. Although the Lorentz-d model is semi-empirically motivated, a context can be provided (see Sec. VII B).
III. HYSTERESIS MODELING
Given D it , it is possible to calculate the Fermi energy f and drain current density J as a function of gate voltage. The hysteresis is then introduced into J by considering a hysteretic Fermi energy. This is done by evaluating a Preisach kernel P on the non-hysteretic Fermi energy. Let 0 f 2 ½0; tÞ represent a time varying Fermi energy in absence of hysteresis. A hysteretic Fermi energy is then represented by
Such an operator was first introduced by Preisach in 1935 to describe the hysteresis in the magnetization as a function of the applied magnetic field. 24 
A. The functional relay
In modeling the graphene FET, the Preisach kernel P is constructed via a linear superposition of functional relays R À ; þ :
Here, j ¼ À1 if 
f . The action of the functional relay on a given 0 f ðv g Þ is shown in Figure 3 . Here, 0 f ðv g Þ is a solution to Eq. (7) in the case of a Lorentz-d model obtained from measured GFET data (Fig. 4) .
The functional relay operator is alternatively defined in terms of its mean value 0 ¼ ð À þ þ Þ=2 and half width
. This form of the relay is what commonly appears in the Preisach kernel
B. The Preisach kernel
The Preisach kernel is obtained by integrating over an infinite number of functional relay elements of mean value 0 and half width d . 25 The functional relay parameter a is considered to a constant of the kernel 25, 26 
The kernel is evaluated by breaking the time varying Fermi energy 0 f ðtÞ into monotonically increasing þ f ðtÞ and decreasing À f ðtÞ steps. In order for the model to be fully determined, it is necessary to select a weighting function 
The hole density p is obtained via transforming ð; f Þ ! ðÀ; À f Þ and performing integration over 2 ½0; À1Þ. Given the carrier density, it is possible to calculate the current density
Here, l n and l p are the electron and hole low field mobilities.
Since the electron and hole densities inherit hysteretic behavior via P½ 0 f , it follows that the current density is also hysteretic. The current density in absence of hysteresis is recovered by substituting 0 f for P½ 0 f in Eq. (20) . The current density relationship also includes a parasitic source/drain conductance term r r ¼ el r p r , where p r is the parasitic carrier density. 27 C. The weighting function xð 0 ; d Þ The behavior of the hysteresis operator is determined by the weighting function x( 0 , d ). The purpose of x( 0 , d ) is to assign a normalized weight to the functional relay located at
In most hysteretic models, the density function is assumed to be an analytic function in the [ 0 , d ] plane. Common choices include the elliptic Gaussian, 28 the Lorentz distribution, 29 and the Derivative Arc Tangent (DAT) function. 30 Discrete density functions have also been successfully used to describe hysteretic systems. 31 In this work, a novel approach based on error functions is used. The Preisach measure is assumed to obey the separation ansatz
The terms x 0 and x d describe how the functional relays are distributed in terms of energy and half-width. The x 0 term describes where the dominant contribution to the hysteresis is in energy, while x d along with the functional relay parameter a describes the degree of hysteresis opening. For GFET hysteresis modeling, the difference of two Gaussian cumulative distribution functions is chosen for x 0 and x d
It is important that 
IV. METHODS
Graphene monolayers plus a carbon buffer layer are grown on semi-insulating 1 cm 2 4 H-SiC substrates in a CVD reactor by thermal decomposition of C 3 H 8 . 32 The samples are then in-situ intercalated with hydrogen to produce quasifree standing bilayer graphene. 33 GFETs are then fabricated via electron beam lithography (EBL) as shown in Figure 4 . 34 The most relevant step in the fabrication in this work is the deposition of the Al 2 O 3 gate dielectric. Atomic layer deposition (ALD) of Al 2 O 3 is performed via thermal decomposition of Al 2 (CH 3 ) 6 and H 2 O. Deposition begins with electron beam evaporation and subsequent oxidation at 180 C of 1-2 nm of Al metal. This yields a nucleation layer % 2-3 nm in thickness. This step is needed in order to provide adequate nucleation for the subsequent ALD growth. 35 The process then continues with the deposition of an additional 10 nm of Al 2 O 3 by ALD at 300 C. Generally, this method produces a low quality Al 2 O 3 film which is polycrystalline to amorphous in nature. In this work, Al was chosen as a gate metal in order to minimize the gate leakage current i g .
All measurements are performed at low drain bias in order to probe the low field regime. Measuring at low drain bias also reduces the stress on the device during measurement, and minimizes the coupling effect between the gate and drain biases. H-intercalated devices are typically p-type and exhibit carrier densities on the order of 1 Â 10 13 cm À2 . Measurements on six separate 100 Â 100 lm 2 Van der Pauw structures are performed using a Biorad HL5500PC Hall System in order to determine the average low field Hall mobility l p and carrier density n p of the material. The contact resistance r c is obtained by measuring several transfer length method (TLM) structures fabricated on the same chip. The intrinsic electric field is then calculated by accounting for nonzero r c (Eq. (23))
The relative permittivity of the oxide is estimated ( r ) via MOS capacitance measurements on identically grown Al 2 O 3 films on Si. The dimensions of the devices measured in this work along with several other important parameters are shown in Table I . It is important to note that there is a degree of non-uniformity in the device properties. The minimum (maximum) mobility of the Hall structures was 1760(2200) cm 2 /V s, and the minimum(maximum) carrier density was 0:96 Â 10 13 ð1:09 Â 10 13 Þ cm À2 . Similar variations were observed in other parameters.
Hysteresis modeling and parameter optimization are computationally challenging. Each iteration in the optimization routine consists of testing 2 n complete hysteresis curves against measured data, where n ! 9 is the total number of parameters in the optimization. Furthermore, the generation of each hysteresis curve requires the summing over a large number (!16 4 ) of functional relays. In order to overcome these challenges, a massively parallel computation scheme employing a graphics processor (nVidia GeForce 640GT GPU) was developed. The Preisach operator (Eq. (18)), hysteresis scaling, and calculation of the carrier densities (Eq. (19) ) are implemented in single CUDA (Compute Unified Device Architecture) kernel. A tail recursive entropy minimizing optimization algorithm is implemented using a custom built Python C extension. Each step in the optimization routine involves 2 n calls to the CUDA kernel. Standard routines seek to optimize a along with the eight constants of xð 0 ; d Þ. Using this method, each recursive step in the standard optimization routine is of order 5 s and adequate convergence is typically achieved in <100 iterations. The GPU implemented kernel offers a speed improvement of % 1000Â compared to traditional CPU implementations, thus allowing for rapid optimization cycles despite the large number of parameters in the model and the complexity of the Preisach kernel. Once optimized values are obtained, the same CUDA kernel is used to generate high precision hysteresis curves with !16 5 functional relays in 500 ms.
V. DC HYSTERESIS MODELING
DC hysteresis measurements are performed on bilayer graphene FETs using a semiconductor parameter analyzer (HP-4156B) at 300 K with an integration time of 20 ms per bias point. The gate bias is swept repeatedly in the forward and reverse direction, and the extrema of the sweep are increased from 61 V to 66 V in intervals of 1 V, and the sweep rate is held constant at 4.87 V/s for all hysteresis curves. The drain bias (v d ) is kept at a low constant value of 50 mV. The DC measurements are made in order to determine whether the observed hysteresis consists of nested loops, such as those described by a Preisach operator. Each measurement consists of multiple sweeps in order to probe the reversibility of the physical process which generates hysteresis. From these measurements, it is also possible to estimate the parameters of D it and to assess the general behavior of x( 0 , d ). Other parameters, such as the majority/minority carrier mobilities l p and l n , the parasitic conductivity r r , and the Dirac Voltage v D , are also extracted via accurate models of measured data.
To generate a hysteresis model, 0 f ðv g Þ and J are first calculated in the absence of the hysteresis for an initial D it (Eqs. (7) and (20)). By comparing these results to measured data, l n,p , r r , v D , and D it can be estimated prior to hysteresis optimization. Generally, a Lorentz-d model is assumed for D it . An optimization routine is performed on J in order to find appropriate values for x( 0 , d ) and a. The optimization process usually includes modifications to l n,p , r r , and v D from the initial modeling in absence of hysteresis. This modeling procedure is repeated for each curve in the data set for a fixed D it .
Once an accurate fit has been achieved for each measured hysteresis curve, a final model can be obtained by averaging over the parameters of each modeled curve. This final averaged model then serves as a general model of the device in the absence of hysteretic effects. The hysteresis is then included by considering x( 0 , d ) and a from the optimization of each curve. The parameters extracted from hysteresis modeling of the measured data shown in Figure 5 are given in Table II . The model parameters define i d (v g ) in the absence of hysteretic effects.
Using the parameter values from Table II and the density functions obtained from the optimization of each hysteresis curve, the hysteretic/non-hysteretic Fermi energy and current density are calculated as shown in Figure 6 . The Preisach kernel generates nested hysteresis loops in the Fermi energy which in turn leads to hysteretic current loops which closely resemble the measured data shown in Figure 5 .
The shape of x( 0 , d ) indicates which functional relays are most active in the Preisach kernel. structures. An electron mobility of l n ¼ 1100 cm 2 =Vs is also obtained from the modeled data. This conduction asymmetry between majority and minority carriers in graphene is also observed in other work. 36, 37 
VI. LOW FREQUENCY MEASUREMENTS
The field effect hysteresis in GFETs often depends on the rate at which 0 f changes. In this case, the Preisach kernel P½ 0 f ; x includes a dependence of frequency x. Many hysteretic physical systems are not rate independent, and measurements performed as a function of sweep rate may be used to probe the underlying physics of hysteresis generation.
In order to assess the rate dependent properties of the observed hysteresis in graphene FETs, low frequency large signal measurements are performed. The gate bias is swept using a large signal (10 V peak to peak) sinusoid via a signal generator (Agilent 33 250 A). The time varying gate voltage v g (t) and drain current i d (t) are then monitored using an oscilloscope (Agilent MSO6034A). Hysteresis curves are generated by plotting the voltage waveform against the current waveform. The rate dependence of the hysteretic effect is 
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The calculated behavior of the Fermi energy f as a function of gate voltage with (black) and without (red) the hysteretic effect. The model is generated with the parameters shown in Table II . (Inset) The current density is calculated from f with (black) and without (red) the hysteretic effect. observed by increasing the frequency of the applied gate voltage from 10 mHz to 1 kHz. In these experiments, a larger constant bias of 250 mV is applied to the drain in order to obtain acceptable resolution in the current waveform. All measurements are performed at 300 K. The large signal response of a second GFET is shown in Figure 8 , and each hysteresis curve is modeled in a similar manner as was done for the DC measurements. The parameters obtained from modeling of LF hysteresis curves measured on the second GFET are shown in Table  III . The results from hysteresis modeling indicate graphene with a hole(electron) mobility of 2548ð1100Þ cm 2 =Vs. Upon comparison with the device shown in Table II , this GFET demonstrates a higher mobility, a reduced Fermi level pinning effect, and remarkable symmetry in D it . The higher mobility device in Table III demonstrates a similar parasitic conductivity r r to the device modeled in Table II . This trend is observed in most devices. The maximum opening of the LF hysteresis curves D v is 1.69 V at 100 mHz, which is more severe than what is observed in the DC hysteresis measurements (0.93 V at 243 mHz for the 65 V sweep). Additionally, the hysteresis curves in both measurements are morphologically identical, suggesting that the physical mechanism of hysteresis generation is the same in both devices. However, the variations in the DC and LF model parameters suggest that this effect is non-uniform.
LF hysteresis measurements reveal two rate dependent effects which are modeled by allowing all parameters to vary with frequency. First, the hysteresis is observed to slowly narrow with increasing frequency. Hysteresis modeling shows that the functional relay parameter a(x) acquires a strong frequency dependence, while other model parameters vary only weakly with frequency. This gradual narrowing with increasing frequency assigns a time constant with large dispersion to the physical mechanism responsible for hysteresis generation. The maximum opening of the hysteresis D v decreases from 2.35 V at 10 mHz to 0.65 V at 1 kHz. Additionally, the device exhibits a drift in v D towards positive bias with increasing frequency (approximately 0.5 V/decade) which is more severe than what is observed in the DC measurements. As in the DC case, this shift in v D is attributed to the accumulation of fixed positive charge at the graphene/dielectric interface at low frequency.
This represents a major divergence from the case of electrolyte gated graphene flakes on SiO 2 where very strong rate dependence is observed with top gating. In Ref. 4 , hysteresis collapse leading to orientation reversal is observed with decreasing sweep rate from 62.5 mHz to 4.2 mHz. In Ref. 4 , the hysteresis is attributed to competing charge transfer to and from the graphene layer which describes very slow time constants. In the case of the devices presented in this work, hysteresis narrowing occurs gradually over five orders of magnitude in frequency. This property of weak rate dependence, consistent orientation, and approximate symmetry in D it suggests a different physical mechanism for hysteresis generation. 
VII. DISCUSSION
The hysteresis curves presented in this work are representative of what is observed in many graphene FETs. It is significant that the drain hysteresis appears in many GFET designs on various materials and substrates to varying degree. In order to generate a hysteretic Fermi energy, there must be a hysteretic charge density r it at the graphene/ dielectric interface. The hysteresis in graphene FETs is commonly attributed to the accumulation of charge at the graphene/dielectric interface due to trap states. Other possible mechanisms include a leakage current induced hysteresis or a space-charge induced hysteresis. In Secs. VII A and VII B, these physical mechanisms behind the weakly rate dependent hysteresis are explored in the context of measurement data.
A. Gate current measurements
Measurements of the gate leakage current i g (v g ) are performed in order assess whether the leakage current contributes to the hysteretic behavior observed in the i d (v g ) curves. i g (v g ) measurements are performed using a Keithley 4200 SCS parameter analyzer. In order to obtain high current resolution, a current preamplifier is used to measure i g . i d (v g ) hysteresis curves are simultaneously measured at v d ¼ 50 mV. All curves are measured with and without microscope illumination ( Figure 9) . A strong dependence of the magnitude gate current is observed between illuminated and un-illuminated measurements, while the i d (v g ) hysteresis curves show no such dependence.
The i g (v g ) hysteresis curves indicate that the gate leakage in the device is a predominantly a photoinduced effect. 38 At negative bias, photons of energy c ¼ hx generate hot electrons in the gate metal which are then injected into the conduction band of the dielectric due to the applied electric field. These electrons are either scattered into trap states in the dielectric or tunnel through the oxide. When positive bias is applied, the trapped carriers are released by the light. Additionally, the i g (v g ) do not demonstrate closure indicating that negative charge has accumulated in the dielectric over the course of the sweep. In the absence of light, the i g (v g ) hysteresis collapses and only a negligible leakage current 1 pA is observed. Most importantly, the i g (v g ) measurements show that carrier injection from the gate metal into the oxide does not contribute to the properties of the i d (v g ) hysteresis curves.
B. Further observations
Gate current measurements indicate that r it likely originates at the graphene/dielectric interface. The sign of r it may be inferred by examining the orientation of the hysteresis. On sweeping v g from positive bias to negative bias and back to positive bias, the i d of the return sweep is to the right of the initial sweep thus describing a hysteresis of clockwise orientation. This implies that negative charge accumulates at the interface when sweeping toward negative bias. Similarly, r it is positive when the orientation of the sweep is reversed. It is significant that the sign of r it follows v g as this is what is expected from space charge effects and opposite to what is expected when carriers from the graphene layer are trapped at interface states. Additionally, all of the measured hysteresis curves shown in Figures 5 and 8 all consist of multiple sweeps and demonstrate very consistent closure. It is significant that the hysteresis demonstrates closure upon completing each sweep. This reversibility property is closely related to weak rate dependence, and supports a space charge/polarization hypothesis. The Fermi level pinning is approximately symmetric about f ¼ 0 in both modeled devices indicating that r it ð f Þ % Àr it ðÀ f Þ such that D it ð f Þ % D it ðÀ f Þ. This approximate symmetry in r it observed in the modeled devices further supports a polarization related effect as r it should be symmetric around v D . Fermi level pinning then occurs symmetrically about v D when r it becomes comparable to the charge due carriers in the channel.
The Lorentz-d model implies that the hysteretic component of the polarization is due to some resonant process occurring at the graphene/dielectric interface or entirely within the dielectric. Although crystalline Al 2 O 3 is not ferroelectric, CV measurements of evaporated Al 2 O 3 films embedded with metal nanoparticles (nps) reveal a strong hysteresis of clockwise orientation, while complementary measurements on evaporated Al 2 O 3 films grown without metal-nps reveal no hysteresis. 39 Similar results have been observed in SiO 2 films with embedded Si-nps. 40 A similar process may be responsible for the ferroelectric-like hysteresis observed in the GFET devices presented in this work. In this case, Al-nps may be introduced unintentionally at the graphene/dielectric interface via incomplete oxidation of the Al nucleation layer thus generating a space charge hysteresis similar to what is observed in Refs. 39 and 40. Furthermore, the Al 2 O 3 ALD layers grown on graphene are also highly amorphous such that they may also contribute to the hysteretic effect. Under this hypothesis, it is not surprising that the space charge effect generates a weakly rate dependent hysteresis described by a time constant of large dispersion. A validation of this hypothesis, as well as effects arising from trapping the graphene/substrate interface, requires further investigation via low temperature CV measurements of Al 2 O 3 films grown on various types of graphene layers.
VIII. CONCLUSION
The current hysteresis curves in GFETs with Al 2 O 3 gate insulator may be modeled by an weakly rate dependent Preisach kernel with functional relays. The properties of the hysteresis are examined, and the hysteresis is attributed to space charge generation in the dielectric layer which occurs during the polarization of the gate oxide. This assumption is supported by the consistent closure of the hysteresis for repeating sweeps of the gate voltage, weak rate dependence of the hysteretic effect up to 1 kHz, and approximate symmetry in D it ( f ).
